Half Adder and Half Subtractor using NAND NOR gates

Implementation of Half Adder using NAND gates :
Total 5 NAND gates are required to implement half adder.

Implementation of Half Adder using NOR gates :
Total 5 NOR gates are required to implement half adder.

Implementation of Half Subtractor using NAND gates :
Total 5 NAND gates are required to implement half subtractor.



Implementation of Half Subtractor using NOR gates :
Total 5 NOR gates are required to implement half subtractor.

This article is contributed by Sumouli Choudhury

Don’t stop now and take your learning to the next level. Learn all the important concepts of Data Structures and Algorithms with the help of the most trusted course: DSA Self Paced. Become industry ready at a student-friendly price.

My Personal Notes arrow_drop_up
Article Tags :

3


Please write to us at contribute@geeksforgeeks.org to report any issue with the above content.