Half Subtractor in Digital Logic
Half Subtractor ( HS )
Truth Table
Logical Expression
Difference = A XOR B
Borrow =
Implementation
Please write comments if you find anything incorrect, or you want to share more information about the topic discussed above
Recommended Posts:
- Digital Electronics and Computer Organisation
- Half Adder in Digital Logic
- Counters in Digital Logic
- LMN - Digital Electronics
- Synchronous Sequential Circuits in Digital Logic
- Multiplexers in Digital Logic
- Half Adder and Half Subtractor using NAND NOR gates
- Full Adder in Digital Logic
- Full Subtractor in Digital Logic
- Introduction of Logic Gates
- Binary Decoder in Digital Logic
- Encoder in Digital Logic
- Functional Completeness in Digital Logic
- Ripple Counter in Digital Logic
- BCD Adder in Digital Logic
