Skip to content
Related Articles

Related Articles

Improve Article
Save Article
Like Article

Differences between Single Datapath and Pilpeline Datapath

  • Last Updated : 28 Apr, 2020

1. Single Cycle Datapaths :
Single Datapaths is equivalent to the original single-cycle datapath The data memory has only one Address input. The actual memory operation can be determined from the MemRead and MemWrite control signals. There are separate memories for instructions and data There are 2 adders for PC-based computations and one ALU. The control signals are the same.

2. Pipeline Datapaths :
The goal of pipelining is to allow multiple instructions to be executed at the same time. We may need to perform several operations in a cycle. Increment the PC and add registers at the same time. Fetch one instruction while another one reads or writes data.

Attention reader! Don’t stop learning now.  Practice GATE exam well before the actual exam with the subject-wise and overall quizzes available in GATE Test Series Course.

Learn all GATE CS concepts with Free Live Classes on our youtube channel.

Like the single-cycle datapath, a pipeline processor needs to duplicate hardware elements that are needed in the same clock cycle.

Differences between Single Datapath and Pilpeline Datapath :

S.No.Single Cycle DatapathPipleline Datapath
1Instructions are not subdividedInstructions are divided into one per stage
2Clock cycles are long enough for the lowest instructionClock cycles are short but long enough for the lowest instruction
3There are only 1 instruction that can be executed at the same time.There are as many instructions as pipeline stages
4There is 1 cycle per instruction, i, e., CPI = 1There is a fixed number of clock cycles per instruction, one for each pipeline stage, i.e., CPI = k
5Control unit generates signals for the entire instruction.Control unit generates signals for the entire instruction; these signals are propagated from one pipeline stage to another via the pipeline registers.
6There is duplicate hardware, because we can use a functional unit for at most one subtask per instruction.There is duplicate hardware, so that there are no restrictions on which instructions can be in the pipeline simultaneously.
7Extra registers are not required.Extra registers are requeired to provide the results of one pipeline stage to the next pipeline stage.
8Performance is baseline.Performance is moderately faster to significantly faster than a single cycle.

My Personal Notes arrow_drop_up
Recommended Articles
Page :