GATE | GATE CS Mock 2018 | Question 56
A cache memory unit with capacity of N words and block size of B words is to be designed. If it is designed as a 16-way set-associative cache, the length of the TAG field is 10 bits. If the cache unit is now designed as direct mapped cache, the length of the TAG field is ______ bits.
(D) None of these
Explanation: Set offset = Line offset / log(#sets)
→ Line offset = Set offset * log(#sets)
Therefore, tag bits will decreased by log(#sets) when we transform set-associative cache to direct mapped cache.
New tag bits = 10 – log (16) = 10 – 4 = 6
So, option (A) is correct.
Quiz of this Question
Level Up Your GATE Prep!
Embark on a transformative journey towards GATE success by choosing Data Science & AI
as your second paper choice with our specialized course. If you find yourself lost in the vast landscape of the GATE syllabus, our program is the compass you need.