• Courses
  • Tutorials
  • Jobs
  • Practice
  • Contests

GATE | CSE 2024 | Set 2 | Question 3

Consider a computer with a 4MHZ processor. If DMA controller can transfer 8 bytes in 1 cycle from a device to the main memory through cycle stealing at regular intervals. Which one of the following is the data transfer rate (in bit/sec) of the DMA controller it is 1% of the processor cycle used for DMA

(A)

2560000

(B)

256000

(C)

3200

(D)

32000

Answer

Please comment below if you find anything wrong in the above post
Feeling lost in the world of random DSA topics, wasting time without progress? It's time for a change! Join our DSA course, where we'll guide you on an exciting journey to master DSA efficiently and on schedule.
Ready to dive in? Explore our Free Demo Content and join our DSA course, trusted by over 100,000 geeks!

Last Updated :
Share your thoughts in the comments