Data Structure
Java
Python
HTML
Interview Preparation
- Interview Prep
- Tutorials
- Tracks
Digital Logic || 2024 MSQ || 2-mark || Module 4 :Combinational Circuit (1 Mark)
Last Updated :
Discuss
Comments
Consider the circuit shown below where the gates may have propagation delays. Assume that all signal transitions occur instantaneously and that wires have no delays.
Which of the following statements about the circuit is/are CORRECT? [GATE|| 2024 ||SET 1||MSQ || 2-mark ]
With no propagation delays, the output Y is always logic Zero
With no propagation delays, the output Y is always logic One
With propagation delays, the output Y can have a transient logic One after X transitions from logic Zero to logic One
With propagation delays, the output Y can have a transient logic Zero after X transitions from logic One to logic Zero
This question is part of this quiz :
GATE || DIGITAL ELECTRONICS / LOGIC ||PYQ (2010 TO2025),GATE || DIGITAL LOGIC || LOGIC GATE || PYQ (2010 TO 2025)Share your thoughts in the comments
GeeksforGeeks
Article Tags :