In a positive-edge-triggered JK flip-flop, if J and K both are high then the output will be _____ on the rising edge of the clock.
(A) No change
(B) Set
(C) Reset
(D) Toggle
Answer: (D)
Explanation:
Quiz of this Question
Recommended Posts:
- UGC-NET | UGC NET CS 2016 July – II | Question 11
- UGC-NET | UGC NET CS 2016 July – II | Question 12
- UGC-NET | UGC NET CS 2016 July – III | Question 45
- UGC-NET | UGC NET CS 2016 July – III | Question 50
- UGC-NET | UGC NET CS 2016 July – III | Question 52
- UGC-NET | UGC NET CS 2016 July – III | Question 53
- UGC-NET | UGC NET CS 2016 July – III | Question 63
- UGC-NET | UGC NET CS 2016 July – III | Question 64
- UGC-NET | UGC NET CS 2016 July – III | Question 65
- UGC-NET | UGC NET CS 2016 July – II | Question 13
- UGC-NET | UGC NET CS 2016 July – II | Question 14
- UGC-NET | UGC NET CS 2016 July – III | Question 16
- UGC-NET | UGC NET CS 2016 July – III | Question 24
- UGC-NET | UGC NET CS 2016 July – III | Question 25
- UGC-NET | UGC NET CS 2016 July – III | Question 43
- UGC-NET | UGC NET CS 2016 July – III | Question 44
- UGC-NET | UGC NET CS 2016 July – II | Question 1
- UGC-NET | UGC NET CS 2016 July – II | Question 2
- UGC-NET | UGC NET CS 2016 July – II | Question 3
- UGC-NET | UGC NET CS 2016 July – II | Question 4
