Skip to content
Related Articles

Related Articles

UGC-NET | UGC NET CS 2016 July – II | Question 10
  • Last Updated : 20 Nov, 2018

In a positive-edge-triggered JK flip-flop, if J and K both are high then the output will be _____ on the rising edge of the clock.
(A) No change
(B) Set
(C) Reset
(D) Toggle


Answer: (D)

Explanation:

Quiz of this Question

My Personal Notes arrow_drop_up
Recommended Articles
Page :