Cache Miss occurs when data is not available in the Cache Memory. When the CPU detects a miss, it processes the miss by fetching requested data from main memory.
Types of Cache misses :
These are various types of cache misses as follows below.
- Compulsory Miss –
It is also known as cold start misses or first references misses. These misses occur when the first access to a block happens. Block must be brought into the cache.
- Capacity Miss –
These misses occur when the program working set is much larger than the cache capacity. Since Cache can not contain all blocks needed for program execution, so cache discards these blocks.
- Conflict Miss –
It is also known as collision misses or interference misses. These misses occur when several blocks are mapped to the same set or block frame.These misses occur in the set associative or direct mapped block placement strategies.
- Coherence Miss –
It is also known as Invalidation. These misses occur when other external processors, i.e., I/O updates memory.
Properties of these Cache misses :
These are various properties of Cache misses for same data set and various types of caches:
- Compulsory misses occur same in all types of direct mapped, set associative and associative caches.
- Coherence misses occur same in all types of direct mapped, set associative and associative caches.
- Conflict misses occur high in direct mapped cache, medium in set associative cache, and zero in associative mapped cache.
- Capacity misses occur low in direct mapped cache, medium in set associative cache, and high in associative mapped cache.
Attention reader! Don’t stop learning now. Get hold of all the important CS Theory concepts for SDE interviews with the CS Theory Course at a student-friendly price and become industry ready.
- Locality of Reference and Cache Operation in Cache Memory
- What's difference between CPU Cache and TLB?
- Cache Organization | Set 1 (Introduction)
- Cache Memory in Computer Organization
- DNS Spoofing or DNS Cache poisoning
- Computer Organization | Locality and Cache friendly code
- Multilevel Cache Organisation
- Cache Coherence Protocols in Multiprocessor System
- Difference between Virtual memory and Cache memory
- Cache Memory Design
- Write Through and Write Back in Cache
- Differences between Associative and Cache Memory
- Concept of Cache Memory Design
- Cache Hits in Memory Organization
- Cache Coherence
- Difference between RAM and Cache
- Difference between Buffer and Cache
- Difference between Cache Memory and Register
- LRU Cache Implementation
- Types of Keys in Relational Model (Candidate, Super, Primary, Alternate and Foreign)
If you like GeeksforGeeks and would like to contribute, you can also write an article using contribute.geeksforgeeks.org or mail your article to firstname.lastname@example.org. See your article appearing on the GeeksforGeeks main page and help other Geeks.
Please Improve this article if you find anything incorrect by clicking on the "Improve Article" button below.