Prerequisite – Pipelining
A more aggressive approach is to equip the processor with multiple processing units to handle several instructions in parallel in each processing stage. With this arrangement, several instructions start execution in the same clock cycle and the process is said to use multiple issue. Such processors are capable of achieving an instruction execution throughput of more than one instruction per cycle. They are known as ‘Superscalar Processors’.
In the above diagram, there is a processor with two execution units; one for integer and one for floating point operations. The instruction fetch unit is capable of reading the instructions at a time and storing them in the instruction queue. In each cycle, the dispatch unit retrieves and decodes up to two instructions from the front of the queue. If there is one integer, one floating point instruction and no hazards, both the instructions are dispatched in the same clock cycle.
Advantages of Superscalar Architecture :
- In a Superscalar Processor, the detrimental effect on performance of various hazards becomes even more pronounced.
- The compiler can avoid many hazards through judicious selection and ordering of instructions.
- The compiler should strive to interleave floating point and integer instructions. This would enable the dispatch unit to keep both the integer and floating point units busy most of the time.
- In general, high performance is achieved if the compiler is able to arrange program instructions to take maximum advantage of the available hardware units.
Disadvantages of Superscalar Architecture :
Due to this type of architecture, problem in scheduling can occur.
Don’t stop now and take your learning to the next level. Learn all the important concepts of Data Structures and Algorithms with the help of the most trusted course: DSA Self Paced. Become industry ready at a student-friendly price.
- Computer Organization and Architecture | Computer Organization and Architecture | Question 1
- SIC/XE Architecture
- VAX Architecture
- PowerPC Architecture
- UltraSPARC Architecture
- Architecture of 8086
- Cray T3E Architecture
- Harvard Architecture
- Pentium Pro Architecture
- Microarchitecture and Instruction Set Architecture
- Pipelined architecture with its diagram
- Architecture of an Embedded System | Set-3
- Computer Architecture | Flynn's taxonomy
- Architecture of Distributed Shared Memory(DSM)
- Hardware architecture (parallel computing)
- Difference between Von Neumann and Harvard Architecture
- Memory Organisation in Computer Architecture
- The Three-Level ANSI-SPARC Architecture
- Computer Organization | Von Neumann architecture
- Computer Organization and Architecture | Pipelining | Set 3 (Types and Stalling)
If you like GeeksforGeeks and would like to contribute, you can also write an article using contribute.geeksforgeeks.org or mail your article to firstname.lastname@example.org. See your article appearing on the GeeksforGeeks main page and help other Geeks.
Please Improve this article if you find anything incorrect by clicking on the "Improve Article" button below.