Parallel Random Access Machine, also called as PRAM, is a model considered for most of the parallel algorithms. It helps to write a precursor parallel algorithm without any architecture constraints and also allows parallel-algorithm designers to treat processing power as unlimited. It ignores the complexity of inter-process communication. PRAM algorithms are mostly theoretical but can be used as a basis for developing an efficient parallel algorithm for practical machines and can also motivate building specialized machines.
PRAM Architecture Model: The following are the modules which a PRAM consists:
- It consists of a control unit, global memory, and an unbounded set of similar processors, each with their own private memory.
- An active processor reads from global memory, performs required computation, and then writes to global memory.
- Therefore, if there are N processors in a PRAM, then N number of independent operations can be performed in a particular unit of time.
Models of PRAM: While accessing the shared memory, there can be conflicts while performing the read and write operation (i.e.), a processor can access a memory block which is already being accessed by another processor. Therefore, there are various constraints on a PRAM model which handle the read or write conflicts. They are:
- EREW: also called Exclusive Read Exclusive Write is a constraint which doesn’t allow two processors to read or write from the same memory location at the same instance.
- CREW: also called Concurrent Read Exclusive Write is a constraint which allows all the processors to read from the same memory location but are not allowed to write into the same memory location at the same time.
- ERCW: also called Exclusive Read Concurrent Write is a constraint which allows all the processors to write to the same memory location but are now allowed to read the same memory location at the same time.
- CRCW: also called Concurrent Read Concurrent Write is a constraint which allows all the processors to read from and write to the same memory location parallelly.
Example: Suppose we wish to add an array consisting of N numbers. We generally iterate through the array and use N steps to find the sum of the array. So, if the size of the array is N and for each step, let’s assume the time taken to be 1 second. Therefore, it takes N seconds to complete the iteration. The same operation can be performed more efficiently using a CRCW model of a PRAM. Let there be N/2 parallel processors for an array of size N, then the time taken for the execution is 4 which is less than N = 6 seconds in the following illustration.
Attention reader! Don’t stop learning now. Get hold of all the important DSA concepts with the DSA Self Paced Course at a student-friendly price and become industry ready.
- Hardware architecture (parallel computing)
- Different Types of RAM (Random Access Memory )
- Random Access Memory (RAM) and Read Only Memory (ROM)
- 8085 program to access and exchange the content of Flag register with register B
- Direct memory access with DMA controller 8257/8237
- Parallel processing - systolic arrays
- Introduction to Parallel Computing
- Difference between Simultaneous and Hierarchical Access Memory Organisations
- Difference between Random Access Memory (RAM) and Hard Disk Drive (HDD)
- Difference between Random Access Memory (RAM) and Content Addressable Memory (CAM)
- Difference between Uniform Memory Access (UMA) and Non-uniform Memory Access (NUMA)
- Difference between Serial Port and Parallel Ports
- Ferro-electric Random Access Memory
- Magnetic Random Access Memory (M-RAM)
- What is Parallel Processing ?
- Memory Access Methods
If you like GeeksforGeeks and would like to contribute, you can also write an article using contribute.geeksforgeeks.org or mail your article to email@example.com. See your article appearing on the GeeksforGeeks main page and help other Geeks.
Please Improve this article if you find anything incorrect by clicking on the "Improve Article" button below.