A counter is a circuit that counts the number of occurrences of an input. The circuit consists of flip-flops which along with combinational elements are used for generation of control signals.
If M = Total number of states, and n = Total number of flip-flop Then, M <= 2n If M = 2n ; Binary counter and M < 2n ; Non-binary counter
Block Diagram of Non-Binary Counter:
Here is the block diagram of a mod-10 counter. Here, the total number of flip-flops required is 4 thus the number of used state is 10 and number of unused state is 6.
In order to design a non binary counter a logic gate is required which detects M stage. In mod-10 coounter 10 stages are detected from 0000 to 10001 and as soon as 1010 appears it clears all the flip-flops.
Making of Non-binary counter:
For making non-binary counter,
- If CLR is present and CLK is connected with output Q, then we use AND gate.
- If CLR is present and CLK is connected with output Q’, then we use NOR gate.
- If complement of CLR is present and CLK is connected with output Q, then we use NAND gate.
- If complement of CLR is present and CLK is connected with output Q’, then we use OR gate.
It is clear from truth table that as soon as 1010 appears, inputs to the AND gate becomes 11 which resets the flip-flop with CLR =1.
The output frequency of mod-M counter,
= f / M
If there is no feedback present at last output (i.e D) then the output frequency,
= f / (2n)
Attention reader! Don’t stop learning now. Get hold of all the important DSA concepts with the DSA Self Paced Course at a student-friendly price and become industry ready.
- n-bit Johnson Counter in Digital Logic
- Ripple Counter in Digital Logic
- Ring Counter in Digital Logic
- BCD Adder in Digital Logic
- 5 variable K-Map in Digital Logic
- Difference between SOP and POS in Digital Logic
- Encoder in Digital Logic
- Counters in Digital Logic
- Multiplexers in Digital Logic
- Latches in Digital Logic
- Shift Registers in Digital Logic
- Encoders and Decoders in Digital Logic
- Binary Representations in Digital Logic
- Functional Completeness in Digital Logic
- Variable Entrant Map (VEM) in Digital Logic
- Adders and Subtractors in Digital Logic
- Magnitude Comparator in Digital Logic
- Consensus Theorem in Digital Logic
- Array Multiplier in Digital Logic
- Static Hazards in Digital Logic
If you like GeeksforGeeks and would like to contribute, you can also write an article using contribute.geeksforgeeks.org or mail your article to email@example.com. See your article appearing on the GeeksforGeeks main page and help other Geeks.
Please Improve this article if you find anything incorrect by clicking on the "Improve Article" button below.