Multiport Memory System employs separate buses between each memory module and each CPU. A processor bus comprises the address, data and control lines necessary to communicate with memory. Each memory module connects each processor bus. At any given time, the memory module should have internal control logic to obtain which port can have access to memory.
Memory module can be said to have four ports and each port accommodates one of the buses. Assigning fixed priorities to each memory port resolve the memory access conflicts. the priority is established for memory access associated with each processor by the physical port position that its bus occupies in each module. Therefore CPU 1 can have priority over CPU 2, CPU 2 can have priority over CPU 3 and CPU 4 can have the lowest priority.
High transfer rate can be achieved because of multiple paths
- It requires expensive memory control logic and a large number of cables and connectors.
- It is only good for systems with small number of processors.
Don’t stop now and take your learning to the next level. Learn all the important concepts of Data Structures and Algorithms with the help of the most trusted course: DSA Self Paced. Become industry ready at a student-friendly price.
- Cache Coherence Protocols in Multiprocessor System
- Difference between Loosely Coupled and Tightly Coupled Multiprocessor System
- Levels of Memory in Operating System
- Introduction of Multiprocessor and Multicomputer
- Difference between Random Access Memory (RAM) and Content Addressable Memory (CAM)
- Difference between Virtual memory and Cache memory
- Random Access Memory (RAM) and Read Only Memory (ROM)
- Introduction to memory and memory units
- Difference between Byte Addressable Memory and Word Addressable Memory
- Difference between Uniform Memory Access (UMA) and Non-uniform Memory Access (NUMA)
- Polymer Memory
- 2D and 2.5D Memory organization
- Memory Interleaving
- Associative Memory
- Magnetic Tape memory
- Magnetic Disk Memory
- Types of Memory Interleaving
- Memory Access Methods
- Memory Banking in Microprocessor
- Cache Memory Design
If you like GeeksforGeeks and would like to contribute, you can also write an article using contribute.geeksforgeeks.org or mail your article to firstname.lastname@example.org. See your article appearing on the GeeksforGeeks main page and help other Geeks.
Please Improve this article if you find anything incorrect by clicking on the "Improve Article" button below.