The memory is organized in the form of a cell, each cell is able to be identified with a unique number called address. Each cell is able to recognize control signals such as “read” and “write”, generated by CPU when it wants to read or write address. Whenever CPU executes the program there is a need to transfer the instruction from the memory to CPU because the program is available in memory. To access the instruction CPU generates the memory request.
Memory request contains the address along with the control signals. For Example, When inserting data into the stack, each block consumes memory (RAM) and the number of memory cells can be determined by the capacity of a memory chip.
Example: Find the total number of cells in 64k*8 memory chip.
Size of each cell = 8 Number of bytes in 64k = (2^6)*(2^10) Therefore, the total number of cells = 2^16 cells
With the number of cells, the number of address lines required to enable one cell can be determined.
It is the maximum number of bits that a CPU can process at a time and it depends upon the processor. Word size is a fixed size piece of data handled as a unit by the instruction set or the hardware of a processor.
Word size varies as per the processor architectures because of generation and the present technology, it could be low as 4-bits or high as 64-bits depending on what a particular processor can handle. Word size is used for a number of concepts like Addresses, Registers, Fixed-point numbers, Floating-point numbers.
Don’t stop now and take your learning to the next level. Learn all the important concepts of Data Structures and Algorithms with the help of the most trusted course: DSA Self Paced. Become industry ready at a student-friendly price.
- Clusters In Computer Organisation
- Stack machine in Computer Organisation
- Differences between Computer Architecture and Computer Organization
- Architecture of Distributed Shared Memory(DSM)
- Computer Organization | Von Neumann architecture
- Computer Architecture | Flynn's taxonomy
- Computer Organization and Architecture | Pipelining | Set 3 (Types and Stalling)
- Computer Organization and Architecture | Pipelining | Set 2 (Dependencies and Data Hazard)
- Computer Organization and Architecture | Pipelining | Set 1 (Execution, Stages and Throughput)
- Cache Memory in Computer Organization
- Multilevel Cache Organisation
- Difference between Random Access Memory (RAM) and Content Addressable Memory (CAM)
- Random Access Memory (RAM) and Read Only Memory (ROM)
- Difference between Virtual memory and Cache memory
- Introduction to memory and memory units
- Difference between Byte Addressable Memory and Word Addressable Memory
- Computer Organization | Basic Computer Instructions
- Difference between Uniform Memory Access (UMA) and Non-uniform Memory Access (NUMA)
- Computer Organization | Performance of Computer
- SIC/XE Architecture
If you like GeeksforGeeks and would like to contribute, you can also write an article using contribute.geeksforgeeks.org or mail your article to email@example.com. See your article appearing on the GeeksforGeeks main page and help other Geeks.
Please Improve this article if you find anything incorrect by clicking on the "Improve Article" button below.