ISRO | ISRO CS 2007 | Question 3
The circuit shown in the given figure is a
(A) full adder
(B) full subtracter
(C) shift register
(D) decade counter
Explanation: The circuit shown in the given figure is a full subtractor.
Refer: Digital Logic | Full Subtractor
Option (B) is correct.
Quiz of this Question