Implementation of Half Adder using NAND gates :
Total 5 NAND gates are required to implement half adder.
Implementation of Half Adder using NOR gates :
Total 5 NOR gates are required to implement half adder.
Implementation of Half Subtractor using NAND gates :
Total 5 NAND gates are required to implement half subtractor.
Implementation of Half Subtractor using NOR gates :
Total 5 NOR gates are required to implement half subtractor.
This article is contributed by Sumouli Choudhury
Recommended Posts:
- Digital logic | Encoders and Decoders
- Digital Logic | Parallel Adder & Parallel Subtractor
- Digital logic | Encoder
- Digital Logic | Code Converters - BCD(8421) to/from Excess-3
- Digital Logic | Full Subtractor
- Read-Only Memory (ROM) | Classification and Programming
- Full Adder | Digital Electronics
- Multiplexers | Digital Electronics
- Number System and base conversions | Digital Electronics
- Digital Signatures and Certificates
- Flip-flop types and their Conversion
- Counters in Digital Logic
- K-Map (Karnaugh Map)
- Digital Electronics | Half Subtractor
- Digital Electronics | Half Adder