Implementation of Half Adder using NAND gates :
Total 5 NAND gates are required to implement half adder.
Implementation of Half Adder using NOR gates :
Total 5 NOR gates are required to implement half adder.
Implementation of Half Subtractor using NAND gates :
Total 5 NAND gates are required to implement half subtractor.
Implementation of Half Subtractor using NOR gates :
Total 5 NOR gates are required to implement half subtractor.
This article is contributed by Sumouli Choudhury
Recommended Posts:
- Full Adder | Digital Electronics
- Digital logic | Encoder
- Read-Only Memory (ROM) | Classification and Programming
- Multiplexers | Digital Electronics
- Digital Electronics | Half Subtractor
- Digital Logic | Ring Counter
- Difference between combinational and sequential circuit
- Digital logic | Static Hazards
- Digital logic | Design 101 sequence detector (Mealy machine)
- Design counter for given sequence
Writing code in comment? Please use ide.geeksforgeeks.org, generate link and share the link here.