Half Adder and Half Subtractor using NAND NOR gates
Implementation of Half Adder using NAND gates :
Total 5 NAND gates are required to implement half adder.
Implementation of Half Adder using NOR gates :
Total 5 NOR gates are required to implement half adder.
Implementation of Half Subtractor using NAND gates :
Total 5 NAND gates are required to implement half subtractor.
Implementation of Half Subtractor using NOR gates :
Total 5 NOR gates are required to implement half subtractor.
This article is contributed by Sumouli Choudhury
Recommended Posts:
- Digital Electronics | Half Subtractor
- Digital Electronics | Half Adder
- Full Adder | Digital Electronics
- Digital Logic | Full Subtractor
- Digital Logic | Logic Gates
- Digital Electronics | BCD Adder
- Digital logic | Carry Look-Ahead Adder
- Digital Logic | Parallel Adder & Parallel Subtractor
- Digital Logic | Self dual functions
- Digital Logic | Functionally complete operations
- Difference Between Digital And Analog System
- Difference between Synchronous and Asynchronous Sequential Circuits
- Digital Logic | 5 variable K-Map
- RTL (Register Transfer Level) design vs Sequential logic design