Implementation of Half Adder using NAND gates :
Total 5 NAND gates are required to implement half adder.
Implementation of Half Adder using NOR gates :
Total 5 NOR gates are required to implement half adder.
Implementation of Half Subtractor using NAND gates :
Total 5 NAND gates are required to implement half subtractor.
Implementation of Half Subtractor using NOR gates :
Total 5 NOR gates are required to implement half subtractor.
This article is contributed by Sumouli Choudhury
Attention reader! Don’t stop learning now. Get hold of all the important CS Theory concepts for SDE interviews with the CS Theory Course at a student-friendly price and become industry ready.
Recommended Posts:
- Difference between Half adder and full adder
- Parallel Adder and Parallel Subtractor
- 4-bit binary Adder-Subtractor
- Difference between Serial Adder and Parallel Adder
- Half Subtractor in Digital Logic
- Half Adder in Digital Logic
- VHDL code for AND and OR Logic Gates
- Full Subtractor in Digital Logic
- Introduction of Logic Gates
- Program to implement Logic Gates
- Full Adder in Digital Logic
- BCD Adder in Digital Logic
- Carry Look-Ahead Adder
- Serial Binary Adder in Digital Logic
- Analysis and Design of Combinational and Sequential circuits
- Combinational circuits using Decoder
- Display result at System Seven-Segment LEDs using Primer
- Implementation of SOP function using multiplexer
- Multiplexer Design using Verilog HDL
- Digital Electronics and Computer Organisation
