Half Adder and Half Subtractor using NAND NOR gates
Implementation of Half Adder using NAND gates :
Total 5 NAND gates are required to implement half adder.
Implementation of Half Adder using NOR gates :
Total 5 NOR gates are required to implement half adder.
Implementation of Half Subtractor using NAND gates :
Total 5 NAND gates are required to implement half subtractor.
Implementation of Half Subtractor using NOR gates :
Total 5 NOR gates are required to implement half subtractor.
This article is contributed by Sumouli Choudhury
Don’t stop now and take your learning to the next level. Learn all the important concepts of Data Structures and Algorithms with the help of the most trusted course: DSA Self Paced. Become industry ready at a student-friendly price.
Recommended Posts:
- Half Subtractor in Digital Logic
- Half Adder in Digital Logic
- Full Adder in Digital Logic
- Full Subtractor in Digital Logic
- Introduction of Logic Gates
- BCD Adder in Digital Logic
- Carry Look-Ahead Adder
- Parallel Adder and Parallel Subtractor
- 4-bit binary Adder-Subtractor
- Program to implement Logic Gates
- Difference between Serial Adder and Parallel Adder
- Serial Binary Adder in Digital Logic
- VHDL code for AND and OR Logic Gates
- Difference between Multiplexer and Decoder
