Half Adder and Half Subtractor using NAND NOR gates
Implementation of Half Adder using NAND gates :
Total 5 NAND gates are required to implement half adder.
Implementation of Half Adder using NOR gates :
Total 5 NOR gates are required to implement half adder.
Implementation of Half Subtractor using NAND gates :
Total 5 NAND gates are required to implement half subtractor.
Implementation of Half Subtractor using NOR gates :
Total 5 NOR gates are required to implement half subtractor.
This article is contributed by Sumouli Choudhury
Recommended Posts:
- Half Subtractor in Digital Logic
- Half Adder in Digital Logic
- Full Adder in Digital Logic
- Full Subtractor in Digital Logic
- Introduction of Logic Gates
- BCD Adder in Digital Logic
- Carry Look-Ahead Adder
- Parallel Adder and Parallel Subtractor
- 4-bit binary Adder-Subtractor
- Program to implement Logic Gates
- Capacitive Touch Technology
- Adders and Subtractors in Digital Logic
- Switch Debounce in Digital Circuits
- Program to implement Logic Gates
