Implementation of Half Adder using NAND gates :
Total 5 NAND gates are required to implement half adder.
Implementation of Half Adder using NOR gates :
Total 5 NOR gates are required to implement half adder.
Implementation of Half Subtractor using NAND gates :
Total 5 NAND gates are required to implement half subtractor.
Implementation of Half Subtractor using NOR gates :
Total 5 NOR gates are required to implement half subtractor.
This article is contributed by Sumouli Choudhury
Recommended Posts:
- Digital Electronics | Half Subtractor
- Digital Electronics | Half Adder
- Full Adder | Digital Electronics
- Digital Logic | Full Subtractor
- Digital Logic | Logic Gates
- Digital Electronics | BCD Adder
- Digital logic | Carry Look-Ahead Adder
- Digital Logic | Parallel Adder & Parallel Subtractor
- Computer Organization | RAM vs ROM
- Digital Logic | Binary representations
- Digital Logic | Latches
- IEEE Standard 754 Floating Point Numbers
- Computer Organisation | One bit memory cell
- Introduction to memory and memory units