Half Adder and Half Subtractor using NAND NOR gates
Implementation of Half Adder using NAND gates :
Total 5 NAND gates are required to implement half adder.
Implementation of Half Adder using NOR gates :
Total 5 NOR gates are required to implement half adder.
Implementation of Half Subtractor using NAND gates :
Total 5 NAND gates are required to implement half subtractor.
Implementation of Half Subtractor using NOR gates :
Total 5 NOR gates are required to implement half subtractor.
This article is contributed by Sumouli Choudhury
Recommended Posts:
- Half Subtractor in Digital Logic
- Half Adder in Digital Logic
- Full Adder in Digital Logic
- Full Subtractor in Digital Logic
- Introduction of Logic Gates
- BCD Adder in Digital Logic
- Carry Look-Ahead Adder
- Parallel Adder and Parallel Subtractor
- 4-bit binary Adder-Subtractor
- Program to implement Logic Gates
- Basics of Signed Binary numbers of ranges of different Datatypes
- Array Multiplier in Digital Logic
- Capacitive Touch Technology
- Adders and Subtractors in Digital Logic
- Must Do Coding Questions for Companies like Amazon, Microsoft, Adobe, ...
- Find the winner of the Game to Win by erasing any two consecutive similar alphabets
- Find the integers that doesnot ends with T1 or T2 when squared and added X
- Program to Encrypt a String using ! and @
- Compare two strings considering only alphanumeric characters