Implementation of Half Adder using NAND gates :
Total 5 NAND gates are required to implement half adder.
Implementation of Half Adder using NOR gates :
Total 5 NOR gates are required to implement half adder.
Implementation of Half Subtractor using NAND gates :
Total 5 NAND gates are required to implement half subtractor.
Implementation of Half Subtractor using NOR gates :
Total 5 NOR gates are required to implement half subtractor.
This article is contributed by Sumouli Choudhury
Recommended Posts:
- Full Adder | Digital Electronics
- Digital logic | Encoder
- Read-Only Memory (ROM) | Classification and Programming
- Multiplexers | Digital Electronics
- Digital Electronics | Half Subtractor
- Design counter for given sequence
- Digital logic | Variable entrant map (VEM)
- Digital logic | Encoders and Decoders
- Digital logic | Ripple Counter
- Digital Logic | Implicants in K-Map
Writing code in comment? Please use ide.geeksforgeeks.org, generate link and share the link here.