Skip to content
Related Articles

Related Articles

GATE | GATE-CS-2017 (Set 1) | Question 50

Improve Article
Save Article
Like Article
  • Difficulty Level : Expert
  • Last Updated : 16 Aug, 2021

Consider a 2-way set associative cache with 256 blocks and uses LRU replacement, Initially the cache is empty. Conflict misses are those misses which occur due the contention of multiple blocks for the same cache set. Compulsory misses occur due to first time access to the block. The following sequence of accesses to memory blocks

(0,128,256,128,0,128,256,128,1,129,257,129,1,129,257,129) 

is repeated 10 times. The number of conflict misses experienced by the cache is ___________.

Note: This questions appeared as Numerical Answer Type.

(A) 78
(B) 76
(C) 74
(D) 80


Answer: (B)

Explanation:



Quiz of this Question

My Personal Notes arrow_drop_up
Recommended Articles
Page :

Start Your Coding Journey Now!