Skip to content
Related Articles

Related Articles

GATE | GATE-CS-2017 (Set 1) | Question 50
  • Difficulty Level : Expert
  • Last Updated : 21 Feb, 2017
GeeksforGeeks - Summer Carnival Banner

Consider a 2-way set associative cache with 256 blocks and uses LRU replacement, Initially the cache is empty. Conflict misses are those misses which occur due the contention of multiple blocks for the same cache set. Compulsory misses occur due to first time access to the block. The following sequence of accesses to memory blocks


is repeated 10 times. The number of conflict misses experienced by the cache is ___________.

Note: This questions appeared as Numerical Answer Type.

(A) 78
(B) 76
(C) 74
(D) 80

Answer: (B)


Quiz of this Question


My Personal Notes arrow_drop_up
Recommended Articles
Page :