In a positive-edge-triggered JK flip-flop, if J and K both are high then the output will be _____ on the rising edge of the clock.
(A) No change
(B) Set
(C) Reset
(D) Toggle


Answer: (D)

Explanation:

Quiz of this Question