A 32 bit adder is formed by cascading 4 bit CLA adder. The gate delays (latency) for getting the sum bits is
(A) 16
(B) 18
(C) 17
(D) 19


Answer: (B)

Explanation:

Quiz of this Question